A Reconfigurable Fir Filter Architecture to Trade off Filter Performance for Dynamic Power Consumption

نویسندگان

  • V. SRILATHA
  • D. KUMAR SWAMY
چکیده

In order to achieve the goals of business, various channels of communications to customers have to be developed through technology. In the present day banking, total automation of banking operation and is an imperative for all banks to attract more customers, provide efficient service and survive the competition, apart from achieving the profit, which is the main goals of the business. Mobile banking is one of the alternatives channels available to customer for quick and efficient service at anytime and anywhere. Banks can also use unable banking for increasing the efficiency of their staff create a platform for better customer service and improve relationship with their customers.

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

A Low Power and Reconfigurable Adaptive Fir Filter in Multipliers

The explosive growth in mobile computing and portable multimedia applications has increased the demand for low power digital signal processing (DSP) systems. One of the most widely used operations performed in DSP is finite impulse response (FIR) filtering. This project gives an architectural approach to the design of low power reconfigurable finite impulse response (FIR) filter. The approach i...

متن کامل

Design and Performance Analysis of a Reconfigurable Fir Filter

FIR filtering is one of the most widely used operations performed in DSP applications. In this paper, a low power reconfigurable FIR filter is designed, in which the input data are monitored and the multipliers in the filter are disabled when both the coefficients and inputs are small enough to mitigate the effect on the filter output. Generally, since the amount of computation and the correspo...

متن کامل

Efficient VLSI Architectures for FIR Filters

The Finite Impulse Response (FIR) filters are widely used in many Digital Signal Processing (DSP) applications. For these applications, the low power, less area, high speed and low complexity FIR filter architectures are required. The researchers have proposed many FIR filters to meet the above design specifications. This paper is focused on the some efficient reconfigurable FIR filter architec...

متن کامل

Dynamic Partial Reconfigurable FIR Filter Design

This paper presents a novel partially reconfigurable FIR filter design that employs dynamic partial reconfiguration. Our scope is to implement a low-power, area-efficient autonomously reconfigurable digital signal processing architecture that is tailored for the realization of arbitrary response FIR filters using Xilinx FPGAs. The implementation of design addresses area efficiency and flexibili...

متن کامل

Design and Implementation of Da-based Reconfigurable Fir Digital Filter Using Fpga Technology for Wireless Sensor Network

In this paper, we present the design optimization of oneand two-dimensional fullypipelined computing structures for area-delaypower-efficient implementation of finite impulse response (FIR) filter by systolic decomposition of distributed arithmetic (DA)based inner-product computation. The systolic decomposition scheme is found to offer a flexible choice of the address length of the lookup-table...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2016